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Abstract
This paper discusses FPGA implementation of Finite Impulse Response (FIR) ﬁlters using Distributed Arithmetic (DA) which
substitute multiply and accumulate operations with a series of Look-Up-Table (LUT) accesses. Parallel FIR digital ﬁlter can be used
either for high speed or low-power applications. The distributed arithmetic provides a multiplication-free method for calculating
inner products of ﬁxed-point data, based on table lookups of pre calculated partial products. The implementation results are provided
to demonstrate a high-speed and low power proposed architecture. The proposed ﬁlter is implemented in very high speed integrated
circuit hardware description language (VHDL) and veriﬁed via simulation. The proposed method offers average reductions of
60% in the number of LUT, 40% reduction in occupied slices and 50% reduction in the number gates for parallel FIR ﬁlter
implementation.
© 2015 The Authors. Published by Elsevier B.V.
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1. Introduction
Due to the intensive use of Finite Impulse Response (FIR) ﬁlters in video and communication systems, high
performance in speed, area and power consumption is demanded. Basically, digital ﬁlters are used to modify the
characteristic of signals in time and frequency domain and have been recognized as primary digital signal processing
element. In DSP, the design methods were mainly focused in multiplier-based architectures to implement the
Multiply-And-Accumulate (MAC) blocks that constitute the central piece in FIR ﬁlters and several functions. Fast
parallel ﬁlter structures have been discussed in detail in1–9. Finite Impulse Response (FIR) ﬁlters are important
building blocks for various Digital Signal Processing (DSP) applications. Recently, because of the increasing demand
for video-signal processing and transmission, high-speed and high-order programmable FIR ﬁlters have frequently
been used to perform adaptive pulse shaping and signal equalization on the received data in real time, such as ghost
cancellation10,11 and channel equalization12. Hence, an efﬁcient VLSI architecture for a high-speed programmable
FIR ﬁlter is needed.
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Fig. 1. Block diagram of conventional parallel FIR ﬁltering.
In this work we are addressing optimizations in the multiplier block of FIR ﬁlters by changes in architectural level
improvements using distributed arithmetic concept of digital ﬁltering which improves device utilization.
Distributed Arithmetic (DA) is a high speed multiplication technique used for implementation of digital ﬁlters and
signal up conversions21,22. The DA is bit serial word parallel approach where throughput rate does not depend on ﬁlter
length or data size.
This paper is organized as follows. Section 2 brieﬂy describes background study.We present a distributed arithmetic
based ﬁltering scheme in section 3. In section 4 we present our proposed FIR ﬁlter design ﬂow. Section 5 shows the
synthesis results obtained by XILINX. Section 6 summarizes the conclusions and presents proposals for future work.
2. Background Study
2.1 Parallel FIR ﬁlters




h[i ]x[n − i ] (1)
where X represents the input signal, H the ﬁlter coefﬁcients, Y the output signal, Y [n] is the current output sample,
and N is the number of taps of the ﬁlter. In the sequential implementation a set of Multiply-And-Accumulate (MAC)
operations is performed for each sample of the input data signal, multiplying the N delayed input samples by
coefﬁcients and summing up the results together to generate the output signal. In parallel implementations, we can
have two main architectures. The ﬁrst one consists of unrolling of MAC loop where we have several delayed versions
of the input signal entering in a fully parallel multiplier block, followed by a summation block. The other one consists
of a multiplier block, which takes the same input signal and delivers each output to an input of a delayed summation
block. Fig. 1 shows the basic block diagram of conventional parallel FIR ﬁltering.
Several techniques for optimizing the multiplier block of parallel FIR ﬁlters were proposed in the literature. Most of
them consider the use the ﬁxed-point representation and transposed form implementation, because it is easier to obtain
common sub expressions to be shared along two or more multipliers in this form14,15. Many consider the use of some
kind of Signed Digit (SD) representation, mainly the Canonical Signed Digit (CSD) representation16,17, which results
in fewer non-zero digits in each coefﬁcient, usually resulting in a smaller multiplier block. Previous research has been
shown reductions of more than 50%16 in the number of adders by using these techniques. The great advantage of
these techniques is that the optimized ﬁlter has the same behavior of the original non-optimized one (i.e. same impulse
response or transfer function). Another approach consists of representing each coefﬁcient as a sum of power-of-two
terms and limiting the number of power-of-two terms in each coefﬁcient17–20.
An FIR digital ﬁlter of degree N is described by the impulse response, hn, n = 0, 1, 2, . . . , N and its transfer
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Fig. 2. Concept of existing distributed arithmetic based ﬁltering.










A two-parallel FIR ﬁlter can be expressed as
Y0 + z−1H1 = (H0 + z−1H1)(X0 + z−1X1) (4)
= H0X0 + z−1(H0X1 + H1X0) + z−2H1X1 (5)
Equation 4 and equation 5 implies that,
Y0 = H0X0 + z−2H1X1 (6)
Y1 = H0X1 + H1X0 (7)
2.2 Distributed arithmetic based ﬁltering scheme
Distributed Arithmetic was ﬁrst brought up by Croisier23, and was extended to cover the signed data system. Then it
was introduced into FPGA design to save MAC blocks with the development of FPGA technology. High performance
FIR ﬁlter based on DA using LMS architecture is implemented in24,25.
If h[n] is the ﬁlter coefﬁcient and x[n] is the input sequence to be processed, the N-length FIR ﬁlter can be described
as ﬁnal form of distributed arithmetic as,







Figure 2 shows the existing DA based ﬁltering scheme27.
3. Proposed Work
The basic LUT-DA scheme on an FPGA would consist of three main components: the input registers, the 4-input
LUT unit and the shifter/accumulator unit. Additionally, it would require a control unit to manipulate the ﬁlter
operation, and an adder tree unit to perform addition on partial ﬁlter results. Applying this approach the 4-input LUT
unit will not be directly accessed instead 2-input LUT is used based on multiplexer select. The concept of multiplexer
based DA ﬁltering scheme is shown in Fig. 4.
The proposed DA based ﬁlter architecture is shown in Fig. 4 for 256-tap parallel FIR ﬁlter. This architecture uses
the concept of multiplexer based DA ﬁltering scheme shown in Fig. 3. The particular 2-input LUT is selected which
represent all the possible sum combinations of ﬁlter coefﬁcients. It implies about 50% reduction in the number of
LUT used with increased speed. There are two main aspects to be considered when designing a parallel ﬁlter, namely
the number of bits required for the signal and the required transfer function of the ﬁlter. The former one determines
the word length of the entire data path. The later one is determined by two parameters, namely the number of taps,
and the number of bits in each coefﬁcient. The multipliers are the most expensive blocks in terms of area, delay,
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Fig. 3. Multiplexer based DA ﬁltering scheme.
Fig. 4. Proposed parallel digital FIR ﬁlter architecture.
and power in a FIR ﬁlter when considering custom implementation. In fact, even for a dedicated implementation of
constant-coefﬁcient multipliers, the amount of hardware needed is very high as we have several multipliers in the
entire ﬁlter. To evaluate the performance of the proposed scheme, 4-tap, 8-tap, 16-tap, 32-tap, 64-tap, 128-tap and
256-tap parallel FIR ﬁlters are implemented using VHDL and synthesis is carried out in XILINX-ISE8.1i. The results
are compared with the conventional parallel FIR ﬁltering scheme and existing DA based implementation.
4. Results and Discussion
The simulation has been done using MODEL SIM 6.4 and XILINX Integrated Software Environment (ISE) is
used for performing synthesis and implementation of designs using ‘Spartan-3’ device. The power analysis has been
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Fig. 5. Comparison of number of LUTs used. Fig. 6. Comparison of number of occupied slices.
Fig. 7. Comparison of number of gates used. Fig. 8. Comparison of delay.
done using XILINX XPOWER tool. The evaluation of device utilization using proposed DA architecture can be
comprehended easily with the help of the results in graphs shown below.
Figure 5 reports the comparison of number of LUTs used among the various ﬁlter architectures designed using
existing and proposed method. It is shown that proposed multiplexer based DA ﬁlter comprehends the existing DA
based parallel FIR ﬁlter. The number of LUTs are reduced by 66% using proposed method as compared to DA
based method for parallel FIR ﬁlter implementation. This reduction is 19% when compared with conventional ﬁlter
implementation.
Figure 6 plots the comparison of number of occupied slices among various parallel FIR ﬁlter architectures. It is
shown that the proposed multiplexer based DA ﬁlter has 42% reduced number of slices as compared to existing DA
based ﬁlter architecture. This reduction is 20% when compared to conventional architecture.
Figure 7 reports the comparison of number of gates used among various ﬁlter architectures designed. It is shown
that the proposed multiplexer based DA ﬁlter has 55% reduced number of slices as compared to existing DA based
ﬁlter architecture. This reduction is 14% when compared to conventional architecture.
Figure 8 reports the delay comparison among various ﬁlter architectures designed. It is shown that the proposed
multiplexer based DA ﬁlter is 10% faster as compared to existing DA based ﬁlter architecture. This improvement is
5% when compared to conventional architecture.
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Fig. 9. Comparison of power consumption. Fig. 10. Comparison of Power Delay Product (PDP).
Figure 9 reports the power consumption comparison among various ﬁlter architectures designed. It is shown that the
proposed multiplexer based DA ﬁlter has 55% reduced power consumption as compared to existing DA based ﬁlter
architecture. This reduction is 27% when compared to conventional architecture.
The overall performancemetric (i.e. power, delay product) for proposed design is also improved as shown in Fig. 10.
5. Conclusion
We have presented an efﬁcient multiplexer based DA scheme which is used to implement parallel FIR ﬁlters. The
device utilization of the proposed architecture is relatively less since it uses split LUT technique. Proposed method is
implemented for 4-tap to 256-tap parallel FIR ﬁlters and can be even extended for more taps. A high speed and less area
implementation is achieved. The test results indicate that the designed ﬁlter using proposed distributed arithmetic can
work stable with high speed and can save almost 50 percent hardware resources. For various digital signal processing
applications the various parameters and order of ﬁlter can be changed accordingly.
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